

# Aristotle 14"

01 -- COVER SHEET	21 -- BrasWell (LPC,RTC)
02 -- SYSTEM BLOCK DIAGRAM	22 -- BrasWell (USB,UART)
03 -- CLOCK MAP	23 -- Broadwell(POWER 1 OF 2)
04 -- POWER SEQUENCY DIAGRAM	24 -- BrasWell (POWER 2 OF 2)
05 -- POWER MAP	25 -- DDR3L (MD-1RX16)-A
06 -- SMBUS MAP	26 -- DDR3L (MD-1RX16)-B
07 -- DC Interface	27 -- EC+KBC (ENE9010) & ROM
08 -- PWR_DC CONN/BATT CONN	28 -- PWR LED/LID/TP CONN./HDMI
09 -- PWR_CHARGER	29 --Micro SD CONN. & Thermal sensor
10 -- PWR_5V/3.3V	30 -- eMMC & M2 SSD
11 -- Empty	31 -- Audio (CODEC_ALC269Q)
12 -- PWR_DDR	32 -- WIFI & BT
13 -- PWR_VCC_CORE	33 -- USB3.0 & 2.0 CONN
14 -- PWR_VGG_CORE	34 -- eDP & CAM
15 -- PWR_MOIC	
16 -- Empty	
17 -- BrasWell (DISPLAY)	
18 -- BrasWell (DDR3L A/B)	
19 -- BrasWell (SPI,SATA,PCIE,AUDIO)	
20 -- BrasWell (GPIO/I2C/CLK)	



Project: **LENOVO\_NB116BT**

Engineer: **Jason**

Size

Title:

**ver**

Rev.

B


Date: **Saturday August 22, 2015**

Sheet



1 of


37


V01





# Block Diagram














SOC


G3->S0



VIH=1.2~5.5V  
3.3V@82k/0.1uF=3.042ms  
3.3V@47k/0.1uF=1.893ms




VIH=1.2~5.5V  
3.3V@100k/0.1uF=3.538ms  
3.3V@120k/0.1uF=4.272ms




- +V5A 10,12,13,14,15,16,22,28,33
- +VSS 28,29,31
- +V3.3A 10,13,14,15,16,18,21,22,27,28,30,32
- +V3.3A\_PRIME 15,23
- +V3.3S 16,21,22,23,27,28,29,30,31,34
- +V1.8A 15,17,19,20,21,22,23,27,28,29,30,32,34
- +V1.8A\_PMIC 15
- +V1.8S 17,19,23,29,30,34

# 08: DC-IN & BATTERY CONNECTOR





# 09: BATTERY CHARGER




# Eletro-X




- |  |  |
|--|--|
| <p>+V5A:</p> <p>1.I/P Current:<br/> <math>I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 3.16A</math></p> <p>2.Ripple Current:<br/> <math>I_{rip} = 3.72A</math></p> <p>3. Ripple Voltage:<br/> <math>ESR/1 = 15mohm</math><br/> <math>V_{rip} = 55.8mV</math></p> <p>4. Inductor Spec:<br/> <math>I_{sat} = 9.3A</math><br/> <math>I_{dc} = 6.3A</math><br/> <math>DCR = 30mohm</math></p> <p>5. MOSFET Spec:<br/> <math>H/L</math>-side MOSFET: MDV1548URH<br/> <math>R_{ds}(ON) = 27.8mohm</math> (<math>V_{gs} = 4.5V</math>)<br/> <math>I_{cont} = 8.6A</math> (<math>T = 25</math>)</p> <p>6. Frequency:<br/> <math>F = 400KHz</math></p> <p>7. OCP:<br/> <math>Set = R1002</math> to <math>24.9K</math><br/> <math>V_{trip} = (R1002 \cdot 50uA/8) + 1 = 0.157V</math><br/> <math>loop = V_{trip} / R_{ds(on)} + I_{ripple}/2 = 7.5A</math></p> | <p>+V3.3A:</p> <p>1.I/P Current:<br/> <math>I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 1.22A</math></p> <p>2.Ripple Current:<br/> <math>I_{rip} = 2.36A</math></p> <p>3. Ripple Voltage:<br/> <math>ESR/1 = 15mohm</math><br/> <math>V_{rip} = 35.4mV</math></p> <p>4. Inductor Spec:<br/> <math>I_{sat} = 9.3A</math><br/> <math>I_{dc} = 6.3A</math><br/> <math>DCR = 30mohm</math></p> <p>5. MOSFET Spec:<br/> <math>H/L</math>-side MOSFET: MDV1548URH<br/> <math>R_{ds}(ON) = 27.8mohm</math> (<math>V_{gs} = 4.5V</math>)<br/> <math>I_{cont} = 8.6A</math> (<math>T = 25</math>)</p> <p>6. Frequency:<br/> <math>F = 475KHz</math></p> <p>7. OCP:<br/> <math>Set = R1003</math> to <math>24.9K</math><br/> <math>V_{trip} = (R1003 \cdot 50uA/8) + 1 = 0.157V</math><br/> <math>loop = V_{trip} / R_{ds(on)} + I_{ripple}/2 = 7.0A</math></p> |
|--|--|

# 12: DDR POWER SUPPLY




# 13: VCC0&VCC1 VCore POWER SUPPLY






# 14: +VGG POWER SUPPLY






# 15: MOIC POWER SUPPLY








3.4.4 DDI Disable Guidelines

Pin Name	System Pull-up/ Pull-down	Schematics Notes	✓
DDIx_TXP[3:0] DDIx_TXN[3:0]		No Connect	
DDIx_AUXP DDIx_AUXN		No Connect	
DDIx_HPD DDIx_DDC_CLK DDIx_DDC_DATA		No Connect	
DDIx_BKLTEN DDIx_BKLTCTL DDIx_VDDEN		No Connect	
DDIx_RCOMP_P DDIx_RCOMP_N		402 Ω ±1%	



12/18 update



3.6 Storage Interfaces

3.6.1 SD Card Interface

Secure Digital Card (SD Card). If µSD is not implemented, leave them NC except RCOMP.

ESD and EMI components must be placed on board.

Pin Name	System Pull-up/ Pull-down	Series Termination	Notes	✓
SDMMC3_D[3:0]	N/A	10 Ω	Bi-directional port used to transfer data to and from SD/MMC card. By default, after power up or reset, only D[0] is used for data transfer. A wider data bus can be configured for data transfer, using D[0]-D[3].	

3.5.1 MIPI\*-CSI-2 Interface—Four (x4) Lanes

If MIPI\*-CSI-1 are not implemented, leave them NC.

Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_1_CLKP MCSI_1_CLKN	N/A	Point to Point connection to rear camera.	
MCSI_1_DP[3:0] MCSI_1_DN[3:0]	N/A	Point to Point connection to rear camera.	

Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_2_CLKP MCSI_2_CLKN	N/A	Point to Point connection to front camera.	

3.5.2 Other MIPI\*-CSI and Compensation Interface


If the other MIPI\*-CSI signals (exclude MCSI\_COMP) are not implemented, leave them NC.





Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_3_CLKP MCSI_3_CLKN	N/A	Point to Point connection to front camera.	
MCSI_COMP	150 Ω (±1%) PD to GND.	This resistor should be placed as close to SoC as possible.	

3.5.3 Camera Side Band Signals


If SB signals are not implemented, leave them NC.

Pin Name	System Pull-up/ Pull-down	Notes (as example in CRB)	✓
GPIO_CAMERASB00		Connect from SoC to CAM_ACT_LED to control camera privacy LED.	
GPIO_CAMERASB01		Connect from SoC to FLASH_RESET_N at camera module.	







+V1.35 12,16,23,25,26  
+V3.3A 7,10,13,14,15,16,21,22,27,28










13.2.7.3 Interface Disable Guidelines  
Each signal may be left as No Connect when the interface is disabled  
DOC:540602 Ver. 1.2












2.5 GPIO Multiplexing  
Note: Default Function for GPIO\_DFX[8:0] is listed as RSVD but they can be used for normal GPIO functionality.  
DOC:547869 Rev. 1.2v1

GPIO\_SUS0  
GPIO\_SUS1  
GPIO\_SUS2  
GPIO\_SUS3  
GPIO\_SUS4  
GPIO\_SUS5  
SOC\_SCI#  
SOC\_SMI#  
GPIO\_SUS9  
GPIO\_SUS8  
GPIO\_SUS10  
GPIO\_RCOMP18

GPIO\_SUS0  
GPIO\_SUS1  
GPIO\_SUS2  
GPIO\_SUS3  
GPIO\_SUS4  
GPIO\_SUS5  
SOC\_SCI#  
SOC\_SMI#  
GPIO\_SUS9  
GPIO\_SUS8  
GPIO\_SUS10  
GPIO\_RCOMP18




23.2.2 Disable Guidelines  
Each signal may be left as a No Connect or used as a GPIO.  
DOC:540602 VER. 1.2



+V1.8A 7,15,17,19,21,22,23,27,28,29,30,32,34

+V3.3AL 8,10,21,27,28,29





\*Need setting by BIOS

USB 3.0	USB 2.0	Function	OC#
PORT-0	PORT-0	USB2.0/3.0	OC#0
	PORT-1	USB2.0	OC#1
	PORT-2	BT	
	PORT-3	USB2.0	OC#1
	PORT-4	Webcam	


USB3.0

### 22.2.9 USB 3.0 Disabling and Termination Guidelines

If a USB port(s) are not implemented on the platform, USB signals can be left unconnected. OC pins require a pull-up to V1p8A with 8.2-Kohm to 10-Kohm resistors. When USB OTG feature is not required, USB OTG ID and USB VBUSSENS signals can be left unconnected. Additionally please refer to SPI programming Guide to set the soft strap for disabling USB OTG. DOC:540602 Ver. 1.2



USB3.0

3.7.2 USB 3.0 ports  
Leave the unused USB differential signals as NC.  
DOC: 544973 Ver. 1.2




22.2.9 USB 3.0 Disabling and Termination Guidelines  
If a USB port(s) are not implemented on the platform, USB signals can be left unconnected. OC pins require a pull-up to V1p8A with 8.2-Kohm to 10-Kohm resistors. When USB OTG feature is not required, USB OTG ID and USB VBUSSENS signals can be left unconnected. Additionally please refer to SPI programming Guide to set the soft strap for disabling USB OTG. DOC:540602 Ver. 1.2

Temperature(°C)	EC A/D	EC A/D	Yield	EC A/D
0	328.09	100	3.3	0.770845929
1	311.72	100	3.3	0.801457192
2	286.31	100	3.3	0.832681457
3	281.73	100	3.3	0.854445529
4	267.94	100	3.3	0.892835513
5	254.94	100	3.3	0.929734603
6	244.63	100	3.3	0.965323872
7	230.98	100	3.3	0.997092926
8	219.94	100	3.3	1.031378922
9	209.53	100	3.3	1.056124544
10	199.46	100	3.3	1.101284832
11	190.29	100	3.3	1.15679424
12	181.42	100	3.3	1.172624547
13	173.02	100	3.3	1.208702659
14	165.06	100	3.3	1.245048124
15	157.49	100	3.3	1.281603169
16	150.32	100	3.3	1.318312256
17	143.51	100	3.3	1.355190485
18	137.06	100	3.3	1.392111369
19	130.91	100	3.3	1.429128232
20	125.08	100	3.3	1.466145371
21	119.58	100	3.3	1.503074471
22	114.28	100	3.3	1.540041086
23	109.28	100	3.3	1.576824892
24	104.52	100	3.3	1.613534129
25	100	100	3.3	1.65
26	95.696	100	3.3	1.685288938
27	91.4	100	3.3	1.722338204
28	87.702	100	3.3	1.758105934
29	83.99	100	3.3	1.793474738
30	80.456	100	3.3	1.828702654
31	77.089	100	3.3	1.863492781
32	73.882	100	3.3	1.897838794
33	70.828	100	3.3	1.931792043
34	67.912	100	3.3	1.965315165
35	65.134	100	3.3	1.998364274
36	62.486	100	3.3	2.030944204
37	59.94	100	3.3	2.063014734
38	57.44	100	3.3	2.094573151
39	55.24	100	3.3	2.125603865
40	53.054	100	3.3	2.156101768
41	50.928	100	3.3	2.186083571
42	48.927	100	3.3	2.215464446
43	47.044	100	3.3	2.244210256
44	45.219	100	3.3	2.272429916
45	43.473	100	3.3	2.300094336
46	41.806	100	3.3	2.327199382
47	40.211	100	3.3	2.353525652
48	38.686	100	3.3	2.379475938
49	37.224	100	3.3	2.404774571
50	35.832	100	3.3	2.4294717




Removed the PD resistors on B46, A3 and AA30 of Braswell SOC since they are not necessary. DOC:540392 Rev. 1.2


22.2.9 Unused Interface Termination  
If a HSIC Port is not implemented on the platform, HSIC signals and USB HSIC\_RCOMP signals can be left unconnected. DOC:540602 Ver.1.2



7/09 Add UART Port0, Port1 change to reserve.





- +V3.3A 7,10,13,14,15,16,18,21,27,28,30,32
- +V5A 7,10,12,13,14,15,16,28,33
- +V3.3S 7,16,21,23,27,28,29,30,31,34
- +V3.3AL 8,10,20,21,27,28,29
- +V1.8A 7,15,17,19,20,21,23,27,28,29,30,32,34
- +V1.8S 7,17,19,23,29,30,34








		Project: <b>LENOVO_NB116BT</b>	
		Engineer: <b>Jason</b>	
Size	Title:		Rev
B	<b>Broadwell(POWER 2 OF 2)</b>		V01
Date:	Saturday, August 22, 2015	Sheet 24 of 37	













Strap for DDR3L/ 96 balls BGA Package (x16)						
Type	Vendor	VDDQ	Speed(Mb/s)	Clock(MHz)	Part Number	HP P/N
256Mx16	NANYA	1.35V	1333	667	N75C2C56M16BP-CG	4Gb 420200600-286-G
256Mx16	SKHYNIX	1.35V	1333	667	H5TC4G63M1FR-A9A	4Gb 420200600-220-G
256Mx16	SKHYNIX	1.35V	1600	800	H5TC4G63A9FR-PBA	4Gb 42020RC00-220-G







The diagram shows the 28 pins of the package connected to the memory capacity table. The pins are labeled as follows:

- Pin 1:  $\overline{RST}/\overline{NMI}$
- Pin 2:  $\overline{RST}/\overline{NMI}$
- Pin 3:  $\overline{RST}/\overline{NMI}$
- Pin 4:  $\overline{RST}/\overline{NMI}$
- Pin 5:  $\overline{RST}/\overline{NMI}$
- Pin 6:  $\overline{RST}/\overline{NMI}$
- Pin 7:  $\overline{RST}/\overline{NMI}$
- Pin 8:  $\overline{RST}/\overline{NMI}$
- Pin 9:  $\overline{RST}/\overline{NMI}$
- Pin 10:  $\overline{RST}/\overline{NMI}$
- Pin 11:  $\overline{RST}/\overline{NMI}$
- Pin 12:  $\overline{RST}/\overline{NMI}$
- Pin 13:  $\overline{RST}/\overline{NMI}$
- Pin 14:  $\overline{RST}/\overline{NMI}$
- Pin 15:  $\overline{RST}/\overline{NMI}$
- Pin 16:  $\overline{RST}/\overline{NMI}$
- Pin 17:  $\overline{RST}/\overline{NMI}$
- Pin 18:  $\overline{RST}/\overline{NMI}$
- Pin 19:  $\overline{RST}/\overline{NMI}$
- Pin 20:  $\overline{RST}/\overline{NMI}$
- Pin 21:  $\overline{RST}/\overline{NMI}$
- Pin 22:  $\overline{RST}/\overline{NMI}$
- Pin 23:  $\overline{RST}/\overline{NMI}$
- Pin 24:  $\overline{RST}/\overline{NMI}$
- Pin 25:  $\overline{RST}/\overline{NMI}$
- Pin 26:  $\overline{RST}/\overline{NMI}$
- Pin 27:  $\overline{RST}/\overline{NMI}$
- Pin 28:  $\overline{RST}/\overline{NMI}$



Version_ID0	Version_ID1	Config
0	0	SDV
0	1	SIV
1	0	SIT
1	1	SVT




### Power Switch




### Recovery Switch




### Battery Charge





## 27 EC\_LID\_SW#




```
+V3.3AL: 15mils
GND: 15mils
EC LID SW#: 10mils
PWR SWIN#: 10mils
EC_PWR_LED#_W: 10mils
```



Pin	Name	I/O	Description
12	PDI	I	Chip power down. Active LOW. Internal pull-up at ~150kΩ. 3.3V I/O PDI = H: Normal operation (default) L: Chip power down
8	DCDN_EN	I	DC coupling enable. Internal pull-down at ~150kΩ. 3.3V I/O DCDN_EN = H: AC coupling input (default) L: DC coupling input
13	EQ	I	Receiver equalization setting. Internal pull-down at ~150kΩ. 3.3V I/O EQ = L: Programmable EQ for channel loss up to 12.4dB @ 3.0Gbps (default) H: Programmable EQ for channel loss up to 4.3dB @ 3.0Gbps M: Programmable EQ for channel loss up to 8.6dB @ 3.0Gbps
15	PRE	I	Output pre-emphasis setting for data. Internal pull-down at ~150kΩ. 3.3V I/O PRE = L: No pre-emphasis (default) H: 2.5dB pre-emphasis





## HDMI CONN




5/25 typeA modify OK


Layout: Place close to capacitor Branch point




7/15 change 0 ohm to 22 ohm.



## Change solution



+3V +1.8V VO Selection	
SDIO_3_1P8_EN	+3V +1.8V VOUT (V)
1	+1.8 V
0	+3.3 V





## Thermal Sensor

### ALERT# point hardware power-on setting

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin:

PULL-UP RESISTOR	TEMPERATURE (°C)
2kΩ	75
7.5kΩ	90
10.5kΩ	100
14kΩ	105
18.7kΩ	110




+V1.8S	+V1.8S 7,17,19,23,30,34
+VSDIO	+VSDIO 23
+VSS	+VSS 7,28,31
+V5A	+V5A 7,10,12,13,14,15,16,22,28,33
+V3.3S	+V3.3S 7,16,21,22,23,27,28,30,31,34
+V1.8A	+V1.8A 7,15,17,19,20,21,22,23,27,28,30,32,34
+V3.3AL	+V3.3AL 8,10,20,21,27,28
+V3.3A	+V3.3A 7,10,13,14,15,16,18,21,22,27,28,30,32
















## INTERNAL SPEAKER





SPK L+ L- R+ R- trace width  
Speaker 4 ohm ==> 40 mils  
Speaker 8 ohm ==> 20 mils

Project: <b>LENOVO NB116BT</b>	
Engineer: <b>Jason</b>	
Size: <b>Custom</b>	Title: <b>Audio Codec</b>
Date: <b>Saturday, August 22, 2015</b>	Sheet: <b>31</b>


for connect standby function




## Screw Hole



5/23 CB6 25V 0805 change 10V 0603




5/23 UB1 change IC




5/18 Remove Charger IC


If Install Change to PESD5V0L1BA



USB2.0/USB3.0 port 1




7/13 Change Pin define for Audio Crosstalk




USB port0

USB port1




+V5A 7,10,12,13,14,15,16,22,28







# 16 : RF Solution



## EE SDV to SIV

6/25 Page.27 Add Reset IC U2702 circuit.  
6/25 Page.28 Change Touch PAD Pin define and Power(5V), follow 11" pin define.  
6/25 Page.28 Reserve Touch PAD Click PU.  
6/25 Page.29 Change RCR12 from PU to NC, SOC already have internal PU.  
6/25 Page.30 Change eMMC Power from "S" change to "A", "S" will leak voltage.  
6/30 Page.28 Change HDMI CONN, for production.  
6/30 Page.33 Change USB3.0 CONN, for production.  
6/30 Page.31 Del DA1 Pin.2 (HDA\_RST\_AUDIO#), HDA\_RST\_AUDIO# level(1.8V) different with Audio PD# Pin(3.3V).  
7/01 Page.31 Change Speaker Pin define, follow EA pin define.  
7/01 Page.30 Del eMMC reserve +V3.3S and RS14, it will not used.  
7/02 Page.27 Install RI13, Uninstall RI20, for Change Version ID to SIT build.  
7/02 Page.21 RX45 from 2.7K change to 1K, raise voltage level.

7/03 Page.20 Install RX172,RX173 , Uninstall QX9, change level to 1.8V.  
7/03 Page.21 Install RX174,RX175,RX176,RX177,RX180,RX181 , Uninstall QX2,QX3,QX5, change level to 1.8V.  
7/03 Page.19 Remove UX3 ROM Socket, on board BIOS ROM.  
7/03 Page.27 Remove UI1 ROM Socket, on board EC ROM.  
7/03 Page.29 Uninstall RT3, Install RT1402, for change level to 1.8V.  
7/03 Change QCR1,QX2,QX3,QX4,QX5,QX7,QX9,QX11,QX12,QX13 from NX3008NBKS to LBSS138DW1T1G, follow SDV SMT part.  
7/03 Page.27 Add Reserve RI76  
7/03 Page.33 Change USB Daughter Board Conn to 24Pin.  
7/08 Page.27 Uninstall QX12,QX13, SMB don't need connect to SOC.  
7/08 Page.22 Add R9062,R9063, reserve RX166,RX167, add Port0 to UART debug.  
7/13 Page.20 CX9,CX10 from 18pF Change to 15pF, reference vendor crystal test.  
7/13 Page.31 CA20,CA21,CA22 from Caps Change to 0 ohm RA15,RA16,RA17, forcrosstalkest  
7/13 Page.33 Change J\_OUT Conn pin define, For Audio Crosstalk issue.  
7/13 Page.27 SKU1,2,3 Uninstall R9059, test EC control reset.

7/16 Page.18 RX178 change from 100K to 10K, follow CRB.

7/17 Page.28 RH24,RH25,RH26,RH27,RH29,RH30,RH31,RH32 change from 0 to 12 ohm, EMC solution.  
7/17 Page.21 Change YX2 CL=7pF, CX12,CX13 change to 5pF, Vendor suggestion.  
7/17 Page.18 RX171 Change from 0 ohm to 1K ohm, fix signal glitch.  
7/17 Page.27 Uninstall Reset IC circuit, EC could support it.

## EE SIV to SVOP

8/12 Page.28 OR10 change from 150 ohm to 330 ohm, for LED brightness.  
8/17 Page.27 Change SW1,SW2 for ME issue.  
8/17 Page.27 Install RI21, Uninstall RI25, for version ID.  
8/18 Page.08 Add reserve CON0803, for SMT CONN.  
8/18 Page.21 Change CX12,CX13 from 5pF to 5.6pF, Vendor suggestion.  
8/18 Page.20 Uninstall RX172, for thermal shutdown.  
8/18 Page.29 Install RT3, Uninstall RT1402, for thermal shutdown.  
8/19 Page.18 Add RX195 0 ohm

Already Sent ECN To Vic


12/15 Page.28 Add CH9 (install) & DCRH1(noninstall) to circuit to solve HDMI hot plug ESD issue.



EMC

7/06 Page.29 Add ESD D2710,D2711.  
7/06 Page.28 Add ESD D2708,D2709,C2011,C2012  
7/06 Page.33 Add ESD D2703,D2704,D2705,D2706,D2707,CR1,C2010,LM8,LM9,RS40,RS41,RS42,RS43  
  
7/14 Page.33 Install D2703,D2704,D2705,LM4,LM6,LM7, Uninstall RS19,RS20,RS21,RS22,RS23,RS24.  
  
7/15 Page.34 RF solution install LK2, uninstall RK3,RK4.  
7/15 Page.28 RH24,RH25,RH26,RH27,RH29,RH30,RH31,RH32 Change from 0 ohm to 22 ohm. Already Sent ECN To Vic  
  
7/16 Page.16 Add reserve RF plane Caps.

8/17 Page.17 Add CX108 5pF in SDMMC3\_CLK\_R.  
8/18 Page.33 Change D2703,D2704,D2705 ESD part, for cost.  
8/18 Page.31 Move CA476,CA477,CA480,CA481 close to SOC.  
8/18 Page.31 Install CA474,CA475,CA478,CA479.



# SDV to SIT

## POWER CHANGE LIST

6/29	Page.8	Change Gauge IC circuit. Change CN0802 pin definition. Pin4 BATT_ID2 ==> BATT_ID. Pin5 BATT_ID1 ==> BATT_TSN Pin6 BATT_THER ==> BATT_TSP Pin7/8/9/10/11 GND ==> BAT_GND
7/1	Page.10	Add C1028/C1029 10uF 25V on VBAT_+V3.3A_+V5A.
7/1	Page.13	Change R1302 from 25.5k to 13k and R1329 from 20k to 24k.
7/1	Page.14	Change R1402 from 35.7k to 18k and R1429 from 20k to 24k.
7/3	Page.8	Add JP0801 between +VCHG and BATT+.
7/3	Page.9	Change C0913 ground from GND to SGND CHG. Change C0913 value from 2.2uF to 4.7uF.
7/7	Page.10	Add R1028 200ohm.
7/8	Page.8	Add R0840 10k to pull high +V3.3AL on EC_BATT_ID2. Non-pop R0830,C0821,R0825,R0827,Q0801,Q0802,R0828,C0822
7/8	Page.13	Pop C1312 1000pF.
7/8	Page.14	Pop C1412 1000pF.
7/9	Page.10	Delete D1004,D1005,R1011.